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SUMMARY 
The application of Direct Digital Computer Control to industrial 
manufactuj'ing processes consisting of many controlled sub-loops requires 
minimization of computer time spent in servicing input-output demands in 
order that economic use be made of total available computation time. 
The output information of the control computer, which is to be applied 
to control the operation cf the process,, is usually in pulsed-voltage, 
coded form, representing actions that final electro-mechanical control 
elements of each sub-loop are to perform. The relatively slow reaction 
time of the final control elements requires that the control information 
be stored and presented until the desired action has been accomplished. 
If the final control element uses a format of Information different 
from that generated by the control computer, the output information from 
the computer must be modified to suit that required by the final control 
element. 
Stepping motors, a form, of multi-pole synchronous motors, represent 
an actuator which will rotate in orie-s~:ep increments of rotation when the 
field coils are energized in a specific order. These motors, used as 
initial control elements for the more powerful final process control 
elements such as pneumatic valves, show promise of becoming predominant 
in Direct Digital Control applications. 
The object of this research was to design and construct a stepping 
motor buffer which is to be interposed between one output channel of a 
IX 
control computer and 63 stepping motors. The input to the buffer is a 
17 bit binary word which expresses, in binary-coded form, the address 
of the motor to which the word is directed, the number of steps to be 
taken by that motor, and the direction of rotation. The input words may 
be transferred at an average rate of one every millisecond, or one every 
two milliseconds in the worst case. The output of the buffer is 63 
channels, one to each motor, over which the proper pattern of pulses, 
which energize the field coils, are sent. Each stepping motor is 
considered to have a maximum step rate of 100 steps/second; thus the 
stepping commands are sent from the buffer to the motors at a rate of 
one every ten milliseconds for each motor being stepped. 
The buffer was designed and constructed using a commercially 
available make of integrated-circuit resistor transistor Logic, and 
uses a sonic delay line as a memory element. Logic elements are of three 
types: NAKD gates, JK flip-flops, and fan-out buffers. The stepping 
motor buffer was designed to accept and impart information at 
the rates given.abovef process the input format to a form suitable for 
application to the stepping motors, and to direct the appropriate 
information to the desired stepping motor. The buffer will update any 
information stored in it by adding the incoming information to that 
already stored. 
The buffer was tested with one stepping motor as a representative 
output, and a set of toggle switches were used to simulate the input 
word from the computer. Tests were made to ensure that the motor 
would step the exact number of steps set in for its address, that it 
would step only when addressed, and that the buffer could be updated. 
X 




DIRECT DIGITAL CONTROL 
Evolution of Direct Digital Control (DDC) 
Man*s interest in the control of dynamic systems may date from 
the time the first rock was directed toward the head of a game animal 
or an enemy. Since that time the pursuit of more accurate, faster-
responding and cheaper control systems, whether for material "benefit 
or defense needs, has occupied the thinking of a large segment of the 
technical community. 
In this century the occurrence of two world wars and the rapid 
growth of scientific and engineering knowledge has evolved control 
systems which find application In such diverse areas as bio-electronics, 
missile guidance and automatic cake baking. One of the most prolific 
users of control technology is the material processing industry, 
particularly the petro-chemical division. To economically process and 
derive the numerous products called for in a chemical process demands 
the construction of large processing systems and correspondingly 
sophisticated means of controlling the diverse parts of such a system. 
Current practice, in a typical process application involving many 
inter-related loops, utilizes discrete controllers for each process 
loop, as shown in Figure 1. Here the loop variables are measured and 
compared with a set point reference, and the controller generates 
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Figure 1. Discrete Loop Control. 
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appropriate control signals to drive the final control elements„ The 
set point is established external to the loop in question and may be 
determined by the action of another loop, or as a result of operator 
calculation. The majority of the controllers are analog devices, 
thus representing a fixed control system which does not lend itself 
to extensive system modification or experimentation. Furthermore, 
such devices are subject to drift and inadvertent operator interference, 
While these systems have proved to be very satisfactory in process control 
applications, the need for even greater control accuracy, particularly as 
process systems grow in size and instability, has forced the industry 
to consider new device application. 
The success of the aerospace industry in utilizing digital 
devices for the control of high-performance aircraft and missiles 
led process engineers to consider the digital computer as a direct 
control element. Prior to this time the digital computer had been 
primarily used for data processing and problem solving on a non-real-time 
basis. The high cost and relatively poor reliability of the digital 
computer precluded its application to real-time process control at that 
time, but advances in the field pointed toward overcoming these 
difficulties. In 195^, engineers of the DuPont Company, after initial 
experiments, determined that a centralized digital computer could be 
1 
used to replace the individual controllers of a multi-loop system. 
This study encouraged other companies to begin investigation of the 
digital computer as a control device. In the late 1950's several 
installations of a hybrid sort were made, with a control computer 
calculating the set points for the conventional controllers and thus 
h 
acting as a system supervisor. By 1959 <^ie Imperial Chemical 
Industries Company, a British firm, began planning for the introduction 
of a digital computer to control a 9$ loop ammonia plant, and, in 1.962, 
3 
the computer, a Ferranti Argus 200, was on line in the plant. 
Simultaneously Monsanto installed a computer control system in its 
Texas City plant. 
The unique factor in both of these applications is that the 
computer is used to replace the individual loop controllers, and the 
final control elements are directly operated by the computer. The 
Direct Digital Control of a process then ta.kes the block form of 
Figure 2. Here the computer is time shared between the various loops 
at such a rate that the loop, as a, user, believes it has the complete 
attention of the computer. The loop variables are measured and read 
into the computer, where calculations based on these variables, the 
control equation and a stored set point are done. Suitable command 
instructions are then evolved and applied to the process final control 
elements. 
The concept, then, of DDC is initially the replacement of many 
conventional controllers with one digital control computer; however, 
a better definition might be: the control of any system by the use of a 
time-shared digital device which receives information on the state of 
the system directly, and evolves corrective signals which are applied 
directly to the final control elements. Moreover, the computer may also 
engage in optimization of the system operation, data logging, alarm 
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Figure 2. Direct Digital Control. 
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The success of the early systems generated active interest by 
other users and vendors of computer equipment. Currently 20 known 
applications of DDC in industry have been found? and 21 vendors are 
k 
marketing process control computers. As an example of the rapid 
application of DDC, the Esso Company is installing a Foxboro DDC 
System in their Fawley, England refinery. The DDC system will use 
one master and two slave computers to direct the operation of ̂-00 
valves and is due to begin operation in October, 1966. 
The advantages of DDC over discrete conventional controllers 
are many and among these are lower cost (tentatively set for systems 
with more than 50 loops ), faster response, ease of expansion and 
modification, smoother control, and adaptability to various process 
systems. If to these are added optimization of plant operation, 
system status displays, data logging and reduction, and ease of 
operator control, the realization of a completely automatic plant is 
at hand. The result of DDC has been increased operation output, 
lower cost and increased efficiency, and it is thought that some 
6 
processes would not have been possible without DDC. 
Requirements for DDC 
By 1963 sufficient experience and interest had been created in 
DDC for prospective users of DDC to make known their needs to the 
computer vendors. In April of that year some 20 user companies held 
a workship at Princeton University under the auspices of the Chemical 
and Petroleum Industries Division of the Instr'jment Society of America., 
As a result of this meeting a set of guidelines was established for 
7 
vendor use. These guidelines were concerned with classification of 
7 
DDC system types, accuracy, reliability, maintenance, safety and input/ 
output requirements„ The vendors were then faced with the task of 
evolving systems to meet these requirements. 
Early in the development of DDC engineers foresaw the problem 
of efficient input/output operation when this classification includes 
communication between computer and process, computer and computer,, 
o 
and computer and operator. Figure 3 shows, in block diagram form, 
what may be considered a typical DDC system. The input/output 
relationships between a central processing computer and the system 
being controlled by that computer result in certain discontinuities or 
"'interfaces" between the two halves. Commonly, the system transducer 
elements produce analog outputs which must be converted to digital 
form for application by the computer, and the computer output commands, 
usually in digital form must be converted to analog equivalents for 
application to the analog final control elements. The evolution and 
introduction of digital transducers and. digital control actuators 
promise to erase this barrier between system and process. 
A second barrier exists, however, which does not grow smaller 
as equipment is improved, and that is time. The central computer 
usually has the ability to sample the process variables, compute the 
corrective information, and make this information available to the 
final control elements at a much faster rate than the control elements 
can follow. Some means must then be found to store this control 
information and direct it to the proper actuator at a rate compatible 
to the actuator. The excess time then available between control 
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Figure 3. Direct Digital Control System. 
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and direction of the calculated correction data may generally be 
accomplished by two means: programming or "software" which utilizes 
the existing computer equipment and memory capability to hold the 
information and direct it to the proper actuator, or adding additional 
equipment or "hardware" to accomplish the same task. Using software 
to accomplish the objective results in better system reliability 
because no additional complexity is involved; however, it also results 
in an increase in non-productive use of computer time for the handling 
of the information. For DDC applications this may represent an appreciable 
reduction of computer efficiency when a large number of outputs are to 
be processed. Adding more hardware to the system will lower system 
reliability, but will enable the computer to engage in more productive 
work. 
The research conducted in this thesis is directed toward the 
realization of the second of the two approaches: the design and 
construction of a fixed logic (wired logic) device which buffers 
information between the central process computer and a number of 
control actuators. Generally the input to the buffer consists of a 
single channel from the process computer, and the output of the buffer 
consists of the several channels to the control actuators. As used 
here the buffer has the following characteristics: 
1. It accepts information from the central computer at a rate 
determined by the computer. 
2. It uses the latest information to update present contents. 
3. It stores the information. 
k. It processes the information to obtain a form compatible for 
10 
application to the specific control actuator. 
p. It directs the information to the proper actuator at a rate 
which may he followed by the actuator. 
The "buffer should also meet the requirements of low cost,, high 
reliability (99*95 per cent for BDG), ease of maintenance and 
operation, and it should be operable in an industrial environment. 
The buffer which is described in this thesis has been designed to 
meet these requirements; however, extensive, testing to prove the 
degree of reliability is beyond the scope of the work done. Figure 4 
shows the configuration of such a buffer in a BBC system. 
The buffer herein designed is meant to be used with a certain 
type of stepping motor of a geaeral class described in Appendix I. 
Currently two methods are used to convert digital signals to analog 
form: digital to analog resistive ladders., and stepping motors. 
The resistive ladder is the faster acting of the two,, converting 
digital pulses to a voltage level. However the voltage level must then 
drive an analog actuator and performance is then dependant on the 
characteristics of the actuator. Tee stepping motor converts digital 
pulses into discrete rotational steps at a rate determined by pulse 
rate inputs and limited by mechanical considerations. The stepping 
motor, which may be considered an incremental synchronous motor} is 
a true digital actuator,, converting information in discrete digital 
form, into discrete increments of rotation with no error accumulation,, 
As such it holds great promise as a true BBC actuator element, and 
manufacturers are now designing new final control elements using the 
6 
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Figure A. Control System with Buffer . 
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CHAPTER II 
STEPPING MOTOR BUFFER DESIGN 
Introduction 
The main objective of this research has been to design and 
construct a prototype of a stepping motor buffer which -will meet the 
general specifications outlined in Chapter I. In this chapter the 
input and output constraints for the buffer are considered, and, 
based on these constrainsts, the design of the buffer is presented. 
First the buffer operation on an over-all basis is described; then the 
operation is divided into four main phases, or logic blocks, and each 
is examined in detail. The chapter concludes with a section on 
construction of the buffer. 
Input and Output Constraints 
The choice of input word format was dictated in part by the 
7 
ISA guidelines. The break-even point, where DDC becomes economically 
competitive with conventional, discrete analog controllers, has been 
set at 50 loops. Considering each stepping motor to be the control 
actuator for a single loop final control element, the buffer must be 
able to direct at least 50 stepping motors. Because no additional 
logic, and in fact less, is required to direct 63 stepping motors 
(exclusive of the additional 13 motors and motor drive logic), this 
was the maximum number of stepping motors selected to be directed by 
13 
the buffer. The ISA guidelines also specify that anaiog-tc-digital 
conversion accuracy is to be ,01 per cent or one part in a thousand« 
This necessitates the same accuracy or resolution for digia,l-to-analog 
conversion; therefore the input word magnitude group must have the 
capability to express any number from zero to 1000„ The direction of 
stepping must be specified, and the simplest method is to assign one 
bit to signify the direction,. The input word is expressed in binary 
fern, because this is the most likely, and natural, number system for 
the computer to utilize. Finally, because it is desirable to minimize 
computer storage time in the handling of output information,, the 
words are presented in parallel form no the buffer. 
The input to the buffer, then, is serial command words, each 
presented in parallel form, consisting of 17 binary digits or bits* 
Each digit of the input word is represented by the presence or ahsence 
of a specified voltage level on the lines incoming from the computer and 
is considered to be presented simultaneously„ The format of the input 
word is shown in Figure 5- The input word is divided into three groups 
of bits ° one group of six bits tc identify or address the specific 
stepping motor to which the word pertains; one group of ten bits to 
express the number of steps the addressed motor is to perform.; and one 
group of one bit, termed the sign bit, to specify the direction, either 
clockwise or counterclockwise, that the motor is to step„ 
The requirements of the particular stepping motor used fixes 
the format of the buffer output, Because all of the stepping motors are 
considered to be identical, it is only necessary to investigate the 
characteristics of a typical motor. The stepping motor used was a 
DRESS NUMBER 
13 12 11 10 9 8 7 6 5 4 3 
SIGN 
Figure 5. Input Word Format. 
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bifilar-wound, permanent magnet type, as shown schematically in Figure 6 
(See also Appendix l)„ The motor may be made to step in a desired 
direction by the application of a sequence of voltage levels to the 
four field coil leads. Refering to Figure 6, and numbering the field 
coil leads from one to four, as shown, the motor will step one step for 
each sequence of voltage levels impressed on the coils. Table 1 gives 
the voltage sequences for rotation of the motor in each direction 
( + means the coil is energized, and - means the coil is de-energized). 
By assigning logical one to plus and logical zero to minus 
and noting that coils one and three are the logical complement of each-
other, as are two and four, the sequences given in Table 1 may be 
reduced to the sequences shown in Table 2. It is understood that coils 
three and four are connected to the complement of coils one and two 
respectively. This logical sequence, which is commonly known as a two-
bit Gray code, is the output of the buffer to each stepping motor. It 
should be noted that to step in one direction a given sequence is used, 
and to step in the opposite direction the reverse of the original 
sequence is used„ The rate of stepping is determined by the sequence 
rat€„ Between sequences, or steps, the buffer must apply to the field 
leads the last sequence generated, so that the motor will always be 
properly oriented. 
Operation_of the Buffer 
In Chapter I the general characteristics of the buffer were 
given. Based on the input/output constr :iinsts of the previous section, 
the characteristics of the stepping motor buffer may be more fully-
specified. They are: 
16 
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Figure 6. Schematic Diagram of Stepping Motor Field Windings 
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1. The buffer will accept control words from the computer at a 
rate determined by the computer up to a maximum, worst case, 
of one word every two milliseconds (1023/506500 seconds). This 
restriction is a result of the memory system used, as explained 
below in the section on the Memory Address Logic Block. 
2. The buffer will combine the latest input word with the data 
currently contained in that word address. The incoming word 
will be added or subtracted from that present, based on the 
relative polarity of their sign bits. 
3. The buffer will store the information as it is being used. 
k. The buffer converts the input data into the proper sequence and 
number of Gray code pulses for application to the stepping 
motors. 
5. The buffer directs the appropriate Gray code pulses to the 
selected motors at a rate the motors can follow. The motors 
used are considered to have a maximum reliable step rate of 
100 steps per second; therefore the buffer will step each 
selected motor at the rate of one output pulse sequence every 
ten milliseconds (5120/5065OO seconds) until the specified 
number of steps have been accomplished. 
The block diagram of Figure 7 shows the stepping motor buffer divided 
into four areas of operation, or logic blocks: Input Logic Block, 
Memory and Address Logic Block, Operate Logic Block, and Motor Output 
Logic Block. This discussion is intended to describe the function of 
the various blocks in the operation of the buffer; subsequent sections 
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Figure 7. Block Diagram of Buffer 
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The buffer is a wired-logic device; that is, it will perform 
logical operations, based on the manner in which the basic logical 
circuit elements are connected and on any initial conditions or logical 
states which exist at an arbitrary time reference. The logical 
operations that are carried out are based on a plan of calculation, or 
an algorithm, which accomplishes the desired objective. The objective 
of buffer logical operation is to take a signed number expressed in 
binary form and reduce it to an equivalent two-bit Gray code sequence. 
By repeating this procedure any quantity of such numbers may be con-
verted. The basic algorithm used here is to decrement the number 
periodically by one. Upon completion of a decrement operation the new 
Gray bit sequence is formed, based upon the previous Gray bits and the 
sign bit of the number. This is repeated until the number is zero. 
In this manner a number is counted down to zero, and a new Gray bit 
sequence is formed on each count. By suitable choice of decrement 
period, the Gray bits may be applied to the stepping motors at a rate 
which they will reliably follow. The logic blocks, as shown in Figure 7; 
function in such a way that the basic control algorithm, as well as 
peripheral operations for input/output requirements, is performed. 
Before a description of buffer operation is presented, an 
explanation of the memory system used is necessary. The buffer must 
store information, and this is the function of the Memory and Address 
Logic Block. Memory capability is provided by a sonic delay line which 
stores information in the form of torsional strain waves in a thin 
wire. Two milliseconds are required for one bit to travel the length 
of the line, and this is the minimum memory access time. Information 
21 
may be placed in the line and recirculated, thus forming a permanent 
store for the information. Information is inserted in the memory in 
synchronism with the pulse of a frequency stable pulse generator, or 
clock, so that a bit space is considered to be entered in the line for 
each clock pulse. The frequency of the clock determines how closely 
spaced are the bit spaces, and, for a fixed length delay line, 
determines how many spaces are on the line or stored at any time. 
The buffer stores information pertaining to 63 separate 
motors; the total number of bits is divided into groups, or words, 
each word associated with a specific stepping motor. The address 
circuitry then assigns to each word or word space on the delay line a 
number which is the same as a corresponding stepping motor. Within 
each word the bit position is also assigned a number so that each 
position may be identified. Figure 8 shows the format of a buffer 
word. Reading from right to left, the zero bit position is unused, 
the next ten bits are used to store the number of steps, the eleventh 
bit is reserved for the sign bit, the twelfth and thirteenth bit 
positions are for the Gray bits, and the fourteenth and fifteenth 
spaces are unused. There are 63 such words, and the zero address word 
which is not used, on the line, making a total of 6k words of l6 bits 
each, or 1024 bits. The address action specifies that a certain word 
is available when the first bit of that word is in a position to be 
clocked into the delay line. Thus the word spaces are in constant 
circulation in the memory system at a bit rate determined by the clock, 
and are identified by the address system as they circulate. 
The operation of the buffer may now be described, with reference 
GRAY BITS NUMBER 
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SIGN BIT 
Figure 8. Buffer Word Format. 
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to Figure J. Input words from the computer may be loaded into the 
Input Logic Block unless an Inhibit Load level is present from the 
Input Logic Block. The purpose of the Inhibit Load level is to 
prevent the sequential loading of input words at a faster rate than 
may be handled by the buffer. If the level is present, a previous 
Input word is still in the Input Logic Block, and it is not possible 
to load in an additional word. After a word is admitted to the 
Input Logic Block, it is stored until it may be combined with the 
current contents of the correspondingly addressed word space In the 
memoryo The sequential load-in rate of input words is thus limited 
because of the two millisecond delay, vrorst case, in obtaining a word 
from memory. The total load in time of numerically sequential words 
may be minimized by noting that once the initial address is located, 
all sequentially addressed words which follow may be loaded in within 
two milliseconds. 
When the specified word space becomes available, the latest 
number of steps, as specified in the input word is to be combined with 
the contents of the number section of the word space. The respective 
numbers are added if their sign bits are equal and subtracted if the 
sign bits are unequal. The Input Logic Block determines when the 
desired word space is available, and the two numbers are combined. 
The new information is then recirculated in the memory system. 
All buffer words are operated on periodically by the Operate 
Logic Block in order that the basic algorithm be carried out. The 
Operate Logic Block times the interval between operations so that 
every ten milliseconds the value of all numbers different from zero 
2k 
currently in the memory are decremented by one, and new Gray bits are 
formedo The number and new Gray bits are then stored until the next 
operational cycle„ Once a number reaches zero,, the operations stop and 
the last Gray bit sequence is stored„ The Motor Output Logic Block 
takes the Gray bits that are formed and converts them into voltage 
levels compatible with the stepping motor requirements and stores the 
latest Gray bits so that the output levels are maintained between 
sequences. The selection of the stepping motor to which a particular 
output applies is also done by this block. . 
Logic Element Descriptions 
The logic blocks, with the exception of the delay line circuitry 
and motor driver, are implemented using six basic logic elements, shown 
symbolically in Figure 9« The operation of the logic elements may be 
defined in terms of certain voltage levels and pulses, shown in Figure 1.0= 
The two voltage levels are 0 volts and +3«6 volts, shown in 10(a) and (b); 
they will be referred to as - and + levels respectively, Pulses are 
considered to be transitions from + to - and return, as shown in 10(c). 
The leading edge of the pulse, or the + to - transition shown in 10(d), 
will be referred to as the alpha (&) transition, 
A two-input logic gate is shown in Figure 9(a)? with its 
voltage "truth table." The truth table gives the level of all possible 
outputs for all possible input combinations, By assigning voltage 
levels to be logical one or logical zero, independently, for the input 
and output., the gate may be considered to be a negative-true (input 
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Figure 10. Voltage Levels and Pulses. 
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negative-true (input), positive-true (output) AND gate, and a positive-
true (input), negative-true (output) OE gate. Figure 9("b) shows the 
symbol for a three-input gate expander, which may be used to increase 
the number of inputs of a ga"e by tying the output of one or more of 
the expanders to the output of the gate. The combination of expanders 
and gate may then be considered to "be a single gate, Figure 9(c) shows 
the inverter, which is a single input gate and always inverts the level 
applied to its input. The inverter may be used with the expanders to 
form a multiple input gate. Figure 9(d) shows a fan-out buffer which 
has the capability to drive more loads, or inputs, than the other logic 
elements. Logically it inverts the level applied at its input, but it 
may not be used with the expander. Figure (9e) shows the symbol for a 
bi-stable multivibrator, or JK flip-flop. The flip-flop has two out-
puts, 0 and 0, which are the logical complements of each other, so that 
if 0 is positive, 0 is negative, and vice versa. The outputs of the 
flip-flop may be made to change states in two ways. If a + level is 
applied to the D.C. set input, 0 will go to -, and 0 to +. If a + 
level is applied to the D.C. reset inpu":-, 0 will go to +, and 6 to -. 
If both are applied simultaneously both outputs go to -. Once the 
flip-flop has assumed a new state, the D.C. level which caused the 
change may be removed. The second method is by means of the level set 
and reset inputs in conjunction with an alpha transition on the 
transition input. If a - voltage is applied to the set level input and 
an alpha transition is applied to the transition input, 0 will go to -, 
and 0 to +. If a - level is applied to the reset level input and an 
alpha transition is applied to transition input, 0 will be +, and 0 will 
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go to -. If both levels are - and an alpha transition is applied,, 
the flip-flop will "trigger" or assume the opposite state of that 
which existed before the alpha transition was applied. The D.C. set 
and reset inputs will override the level set and reset inputs. In 
the discussions that follow, a flip-flop input will be said to be 
"enabled" when a level input is at - and the D.C. levels are at -. 
Figure 10(f) depicts a "one-shot", an element which will produce an 
inverse pulse on the output when an alpha transition is received at 
the input. Figure 10(g) shows the symbol of the pulse generator, or 
clock^ which is the basic timing element of the buffer. The clock 
does not appear in any logic block and may be considered to be a 
separate entity. Using these elements, the detailed description of 
the logic blocks may now be presented. 
Memory and Address Logic Block 
The heart of the buffer is the Memory and Address Logic Block, 
which is shown in Figure 11. The input to the memory system is from 
the Input Logic Block, and the output of the system goes to the 
Operate Logic Block. The portions of these blocks In series with the 
memory system consists of combinational logic, and no time delay is 
associated with themj therefore, the memory system may be considered 
closed in regard to bit spaces. 
The basic storage element, the delay line, is shown in block 
form, with the delay line driver and reader shown symbolically. The 
operation of the delay line, as well as the driver and reader, is dis-
cussed in Appendix I. When a pulse is fed into the delay line driver, 
it is converted into a torsional pulse which travels down the line. At 
WORD COUNTER BIT COUNTER 
NOTE: GATING SHOWN ON LAST 
THREE FLIP-FLOPS PERTAIN 
TO THE OPERATE LOGIC BLOCK 
Figure 11 . Memory and Address Logic Block 
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the end of two milliseconds (± two microseconds, adjustable) the pulse 
reappears at the output of the delay line reader. The frequency of 
pulse input will determine how many pulses are stored on the line. Ibis 
may be expressed as: 
P = fd (l) 
P is the maximum number of pulses stored on the _inej f is the 
frequency of input pulses in pulses per second; and d is the delay of 
the line., in seconds. Given a fixed length line, or delay, the 
frequency of the input pulses determine the maximum storage capacity of 
the delay line. A pulse, or bit of information, that has been put into 
the line is known to be present at the output of the reader at a later 
fixed time. A bit may be identified, then, if the time after its 
insertion into the line is measured. At the end of the delay period the 
pulse which appears at the output of the reader will be that originally 
inserted at t = 0. Because information is stored in the delay line at 
the frequency or clock rate, f, all bits will be circulated through any 
external circuitry at that frequency. 
The main memory storage used is the delay line, but because it 
is necessary to be able to determine the states of several bits in 
each buffer word before certain operations take place in the Operate 
Logic Block, an external circuit is provided which will store the 
necessary bits. The external circuit is called a shift register and is 
formed by connecting the outputs of consecutive flip-flops to the set 
and reset level gates of the flip-flop in front of them, as shown in 
Figure 11. Any bit stored in one flip-flop will be set into the 
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succeeding flip-flop when a clock pulse alpha transition is applied to 
the transition input of the succeeding flip-flop. A chain of such 
connections may then be built up depending upon how many bits are to 
be stored in the register. The External Register consists of 11 
flip-flops; thus 11 bit positions are added as part of the memory 
store. Delay lines may be constructed so that they may be tapped 
along their length, and such a line would obviate the need for the 
External Register, but would require 11 delay line readers, probably 
a poor trade-off. The total memory store is now fixed, and the clock 
rate f is determined by the memory configuration. The buffer is required 
to store 1024 bits, 11 of which may be stored in the External Register; 
thus P in equation (l) is 1023- Therefore,; 
P 10?^ "3 
f = <r = ———-—- = 506.5 x 10 pulses per second. (2) 
2 x 10~J 
The reliable operation of the delay line requires a stable clock 
frequency, and a crystal-controlled oscillator is used to generate 
the clock pulses. (See Appendix I for details on the clock.) 
As previously stated, all operations of the external circuitry 
are synchronized with the clock frequency. Voltage levels which appear 
on the output of the Input Logic Block are to be stored on the delay 
line. These levels may change at every alpha transition of the clock 
palses, for it is on this transition that the External Register shifts 
bits along its length and into the external, combinational circuitry. 
Therefore, at the end of each alpha transition the level presented to 
the input of the delay line represents a bit., The level is ANDed with 
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an inverted clock pulse f, which is opposite the polarity of f. This 
is done so that the level will have stabilized when the input pulse is 
formed. In this way voltage levels, representing bits, are converted 
into pulses in the delay line at the clock frequency. 
Once a bit has been clocked into the line, it will reappear at 
the end (right hand flip-flop) of the external shift register exactly 
102̂ - clock pulses later. By counting the clock pulses after the one 
in which the pulse was entered, the bit may be identified. To address 
the entire contents of the memory system a pulse-counting scheme is 
used, as shown in Figure 11. The clock pulses are counted by a com-
bination of flip-flop elements called, collectively, counters. There 
are two counters, a Bit Counter and a Word Counter, as shown. Together 
these counters make up the Address section of the block. To design a 
counter the sequence of consecutive output states for all elements is 
specified, and the logical expression for the connection of the 
elements is derived by means of a transition map, a Karnough map 
technique modified for use in designing sequential circuitry. The 
Bit Counter will be so designed, and the design of the Word Counter is 
derived by logical induction, The Bit Counter is to count l6 clock 
pulses, which represent the number of bits in each buffer word; there-
fore the counter must be capable of assuming 16 distinct output states. 
The minimum number of flip-flops which may be used are four, as there 
are two output states that each may assume, and 2 = 16 possible 
combinations of the four. The counter is to count in binary form, as 
shown in Table 3. The flip-flops are labeled A, B, C and D respectively, 
and the state of the counu may be determined by examining the output 
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states of the four flip-flops. From Table 3 the transition maps of 
Figure 12 are derived. The input gating to the various flip-flops are 
determined as follows: 
D: Set D = every input pulse 
Reset D = every input pulse 
or., trigger D on every input pulse. 
C: Set G = D 
Reset C = D 
orj trigger C when D is logical one. When D is logical one, 
it will "be triggered to zero on the next clock pulse alpha 
transition; therefore D will go through an alpha transition, 
and this transition, termed QD will be used as the transition 
input to C. 
B: Set B = CD 
Reset B = CD 
or, trigger B = CD„ When CD - 1, the next clock pulse will 
cause D to trigger to zero, which causes C to trigger to 
zero. The aC transition may then be used to trigger B. 
A: Set A = BCD 
Reset A = BCD 
or, trigger A = BCD. Using the same reasoning as for B, cvB 
is used to trigger A. 
3̂  
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Figure 12, Counter Flip-flop Transition Maps. 
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The design may be extended to any arbitrary number of flip-flops when 
a power of two is to be counted. The Word Counter is to count the 
groups of 16 bits which constitute a buffer word . There are 6k such-
words to be counted; therefore six flip-flops are used in the Word 
6 
Counter to give 2 = 6k discrete count states. As the bit counter 
resets from the 1111 state to the 0000 state, 0 of the last flip-flop 
goes through an alpha transition, and these transitions are counted by 
the Word Counter. The Word Counter will count from 0 to 63, (000000) 
to (llllll) and reset, beginning the count cycle again. Therefore, 
the Word Counter recycles every 1024 clock pulses, which is the time 
required for one circulation of a bit in the memory system. At any 
point in the count a bit present at the input of the delay line 
will, be present when that point is again reached. Thus the contents 
of the memory system are addressed, each bit is assigned a bit count 
number, and each group of bits is assigned a word count number. By 
determining the states of the Bit Counter and Word Counter, the 
identity of the bit position at the input of the delay line is 
completely specified. 
There are two Bit Counter states of interest in the operation 
of the buffer, state 0(0000) and state ll(l01l). These states are 
detected by ANDing together the particular output states of interst 
so that a gate output is logical one when the counter is in that state. 
Two four input gates are used to detect the desired states, as shown. 
The output of the gates are buffered to provide driving capability 
and to make available both voltage level forms of the gates. The 
gates will be refered to as the "zero gate'1 and the "eleven gate" 
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respectively in discussions that follow. It is important to note that 
the zero gate output is logical one when the zero position hit is in 
the last position of the External Register, and that the output of the 
eleven gate is logical one when the eleventh hit is in the last 
position of the External Register. 
The Memory and Address Logic Block serves to store and 
identify information placed in it; to get part of this information 
into the sytem is the function of the Input Logic Block, which is 
described in the next section. 
Input" Logic Block 
The Input Logic Block is shown in Figure 13. The block 
consists of the Input Register,, the Twcrs Complement circuit, the 
Full Adder, the Address Equal circuit and the Inhibit Load circuit» 
Input words from the computer are set into the Input Register, a 
17-place register, which has two parts: the address section and the 
number section,, The address section is mace up of the first (from left 
to right) six flip-flops, which store the address of an input word. 
Because the address is not stored In the buffer memory system, this 
section is not shifted. The address is set in most significant bit 
at the left. The number section contains the remaining 11 flip-flops, 
and, because the number is to be combined with a current number and 
stored, this section may be shifted, The number is set in so that 
the sign bit is in flip-flop number seven (from the left) and the 
ten number bits are in the remaining flip-flops, least significant 
bit at the right. 
The function of the Inhibit Load circuitry is to enable the 
INHIBIT LOAD INPUT WORD FROM COMPUTER 
TO WORD COUNTER 
TO MEMORY AN ADDRESS 
LOGIC BLOCK FULL ADDER 
Figure 13. Input Logic Block. 
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loading of input words to the Input Register and to prevent loading 
when the Input Register contains a previous input word. The Inhibit 
Load circuit consists of the input gates and the zero present gate 
and flip-flop (FF ). Input words are I). C. set into the Input 
Register flip-flops through the input gates. The Input Register is 
always reset before a word is loaded In, so that only the asserted form 
of the input word need be set in. The input gates are enabled by 
0 of FF , acting through a buffer. When FF is reset, 0 is minus 
and the output of the buffer is plus; thus the input gates are 
disabled. When FF is set, 0 Is plus and the buffer output is minus, 
enabling the gates. 
FF is set by the zero present gate, which detects all zeros 
in the address section of the Input Register. As stated previously, 
the Input Register is reset before an Input word is loaded inj more 
precisely, it is reset by the Address Equal circuit after each input 
word has been loaded In and processed into the buffer memory system. 
The resetting of the Input Register signifies that the previous word 
is gone, and another may be los.ded in. When the Input Register is 
reset, all of the 0 outputs of the flip-flops are minus, thus enabling 
the zero present gate, which ha,s its inputs connected to the 0 outputs 
of the address section of the register. The output of the gate is 
plus, which is inverted to minus to enable the set level of FF . FF 
' o o 
then sets on the next clock pulse, and the Input gates are enabled. 
When any non-zero address is leaded in, the zero detect gate output 
goes to minus, enabling the reset level of FF . On the next clock 
pulse FF is reset, and the input gates are disabled, preventing the 
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loading in of more words unti the present word is processed and FF 
set again. 
Once a word has been loaded into the Input Register, it is 
to be combined with the contents of the similarly addressed word 
space in the memory. This is detected by the Address Equal circuit, 
which consists of a six-place comparator and flip-flop (FFeq). When 
the state of the Word Counter is equal to the state of the address 
section of the input, the associated word space has its zero bit 
position in the last flip-flop of the External Line Register, thus 
in position for the two words to be combined. The equality of the 
Word Counter and the address section of the Input Register is detected 
by the comparator circuit. The circuit compares the states of the 
two numbers on a bit-by-blt basis. If all of the bits are equal, 
then the two numbers are equal. The comparator was designed using 
the Karnough map technique, as shown in Figure Ik. From the map the 
logical expression for equality of two bits is: 
F = AB + AB (3) 
Given n such pairs of variables, equality is assured when all pairs are 
equal, or: 
F equal = ( A ^ + A ^ M A ^ + A^) - > • • - ( A ^ + A ^ ) (k) 
then F equal = (/̂  + \ ) ° ( \ + \ ) + (*g + %MA2 + V + " ' " 
(A + B ) (A + B ) (5) 
n n n n 
= A L + A S + A Brt + A B + • • • A B + A B . 
1 1 1 1 2 2 2 2 n n n n 
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VARIABLE STATES OUTPUT STATE 
A B F 
0 0 1 
0 1 0 
1 0 0 
1 1 1 
TRUTH TABLE FOR A = B 
1 0 
0 1 
KARNOUGH MAP OF F 
Figure 14. Derivation for Equality of Two Variables 
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For a six-place comparator circuit the expression is: 
F equal = A ^ + A ^ + k^^ + A ^ + A ^ + A ^ + 
A, B, + A. B, + A B + A B_ + A.B. + AJL. 
4 4 44 5 5 5 ^ 6 6 6 6 
The ANDed products are formed by 12 two-input AND gates, two gates 
forming the expression A.B. + A.B. for each of the six pairs of 
1 1 1 1 
variables. 'The products are then ORed together in a 13-input OR 
gate. The thirteenth input is from the zero gate. This is done to 
ensure that equality will not be indicated if a word should be 
loaded in while the Word Counter is in the same state as that 
expressed in the address of the input word, but the addressed word 
not be in the correct position, i.e., the Bit Counter be in some state 
other than zero. The output of the OR gate is then inverted so that 
Feq is obtained. 
The output of the inverter is the enabling level for the equal 
flip-flop, FFeq. When the output of the inverter is minus, the Word 
Counter and address of the input word are equal, and FFeq sets on the 
next clock pulse. When FFeq is set, the first bit of the buffer word 
number is now at the end of the .'External Register, and may be combined 
with the first bit of the number stored in the Input Register. The 
numbers in the External Register and Input Register are added in the 
Full Adder circuit, as explained in a later section„ The addition is 
done in series; therefore the associated bits to be added must be 
presented simultaneously to the Adder inputs. This means that the 
bits in the number section of the Input Register are to be clocked out 
of the register in unison with those in the External Register, startim 
with the first bit. Up to this time the output of the Input Register 
is not to be connected to the Adder. 
The output of FFeq enables two AND gates when set: the shift 
pulse gate, which allows clock pulses to be applied to the number 
section of the Input Register; and the Input Register output gate, 
which allows the number from the Input Register to be applied to the 
Full Adder circuit as it is being shifted out. The addition of the 
two numbers is to cease after the sign bits have been added, which 
occurs when the Bit Counter is in state 11. The minus output of the 
eleven gate enables the reset level of FFeq, which is reset on the 
next clock pulse. When FFeq resets, 0 goes through an alpha 
transition, which is applied to a one-shot. The output of the one-
shot, which is a two-microsecond, positive level pulse, is applied to 
the D. C. reset inputs of the Input Register, resetting it, 
The shift pulse gate is enabled when FFeq Is set, and gates 
the next eleven clock pulses to the transition inputs of the number 
section in the Input Register. The gate performs a logical inversion 
on the clock levels; therefore the clock pulses are inverted before 
entering the gate. The output of the gate must be buffered to 
provide adequate driving capability., which again will produce the 
unwanted inversion. Thus the output of the shift pulse gate is first 
inverted and then buffered, and the correct shift pulses are applied 
to the Input Register. Figure 15 shows the shift pulse timing. 
The numbers which are to be combined in the Full Adder circuit 
may have either of two sign bits which indicate stepping direction or 
output Gray code sequence. The selection of the sign bit which 
CLOCK PULSE 
0 1 2 3 4 5 6 7 9 10 
SHIFT PULSE GATE OUTPUT 
ZERO GATE BIT GATE OUTPUT VEN 
Figure 15. Input Register Shift Pulses. 
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designates the sequence is arbitrary; therefore a sign bit of one indicates 
the sequence 00, 01, 11, 10, . . ., and a. sign bit of zero indicates the 
sequence 00, 10, 11, 01, . . . An input number and its corresponding buffer 
word space number may have the same, or opposite, sign bits. If the sign 
bits are alike, the two numbers are to be added; if they are unlike, the 
difference is to be formed. It is assumed that no number will be generated 
as a result of these conbinations which exceeds the maximum number (1023) 
which may be expressed by the ten binary number digits. 
The serial subtraction of the two numbers presents certain 
difficulties. If it is desired to have only positive remainders as the 
result of a subtraction operation, the relative magnitude of the two 
numbers must be ascertained In order that the subtrahend be smaller than 
the minuend. To make such a determination, however, is very costly in 
terms of logic (35 AND gates); therefore another method was adopted for 
the numerical operation of the buffer. 
A common method of subration used in digital computers is to 
subtract two numbers by first converting one of the numbers to its 
"complemented" form and then adding them. To define this method, the 
following discussion is presented. 
Given a number system of radix r, which has r admissible symbols 
a,b,c,d,...q called digits, a number is formed in the system by forming 
a sequence of admissable symbols, each occupying a digit position which 
is numbered from some reference point. The symbols are understood to 
be coefficients of the radix raised to the same power as the digit 
position. Given two numbers in this system, A and B, where the highest 
order non-zero coefficient of A Is in position W, and the highest order 
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non-zero coefficient of B is in position K, with N > K, then the remainde] 
R = B - A may not be directly determined. However., if the magnitude of 
the remainder, or the difference D, is of interest, it may be found as 
follows. 
The rTs complement of any number Q, in the system, which may have 
a maximum of m positive digit positions, is defined to be: 
r's complement of Q = r - Q = Cn (6) 
The difference between two numbers may be found if the r's complement 
of one is added to the other. The sum will express the difference 
either in r's complemented or normal form. This may be seen by consid-
ering the indicated operations using numbers A. and B and assuming that 
the maximum number to be used has m digit positions: 
r's complement of A = r ' ' - A = C (7) 
C + B = rm+1 - A + B = rm+1 - (A - B) = rm+1 - D = S 
Jri 
This is the r's complement form of the difference; therefore, 
n m+1 _ m+1 m+1 /0s 
C = r - S = r -r + D = D (8) 
s 
Also, 
r's complement of B - r " -• B = CL (9) 
_D 
n , . m+1 _ . . m+1 , /. _ v m+1 , ̂  
CL + A = r - B + A = r + (A - B) = r + D. 
m+1 
If the largest number to be used has m positions, then r is represented 
by a symbol in the m+1 position and is discarded, leaving D. 
hi 
A. rule may be developed for determining when ±6 r's complement the 
sum by noting that if the m+l digit position contains a zero symbol, the 
r's complement is to be taken. If it contains any other symbol, the 
first m positions express the difference in normal form, and the m+l 
position is discarded. An example is presented below in the binary 
number system and its decimal equivalent: 
Decimal r=10, m=2 Binary r=2, m=6 
A =60, B = 30 A = 0111100, B = 0011110 
C = 100 C. = 1000000 
- 60 -0111100 
040 0000100 
070 = S 
cs = 100 
-070 






A = 070 
+060 
130 
D = 30 
c = 1000000 
-0100010 
011110 






011110 = D 
The difference, which is in r's complement form, could be left as it 
is and a concept of sign developed to handle the r's complemented 
th 
numbers. If one of a certain group of symbols is present in the m+l 
digit position, the number is in r's complemented form; if another one 
of a group of symbols is present, it is in normal form. 
It should be noted that by using this convention, the sum of 
kQ 
r's complements is equal to the r's complement of sums, shown, as 
follows. Where $ represents the group of symbols specifying that the 
number is in r's complemented form, 
n _ - m+1 A 
A •' r " 
CB = I, r
m+1 - B. (10) 
Then, CA + GB = $, r
m+1 - (A + B). 
Now, S = A + B 
Ca = r - S = $, r - (A + B). 
The concept of two kinds of numbers, r's complemented and normal, 
is used to perform the arithmetical operation in the buffer. The 
sign bits which specify direction of stepping are also used to specify 
the form of the number associated with "hem. Again the choice is 
arbitrary; therefore, the numbers with a "one" sign bit will be r's 
complemented numbers, and the numbers with a "zero" sign bit will be 
in normal form. When this is done, all arithmetical operations 
regarding the combining of the buffer word numbers and the input word 
numbers may be reduced to the process of addition. 
The input words from the computer which have a one sign bit-
are considered to be presented in normal form, and must be converted 
to r's complemented form before being shifted out to the Full Adder 
circuit. As the radix of the binary number system is two, the circuit 
which accomplishes this is known as the Two's Complement circuit. The 
circuit consists of two AND gates and a flip-flop, FF as shown. 
cb 
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The Two's Complement circuit was designed by noting the 
following. If the two's complement of a word is to be formed, this 
is equivalent to subtracting the word from a string of zeros: 
. . . 000000 
- . . . 101100 
. . . 010100 (ll) 
The word to be complemented will be passed in normal (asserted) form 
until the first one bit occurs; this bit, is passed; all succeeding bits are 
passed in their opposite (negated) or "one's complemented" form; ones 
become zeros, and zeros become ones., 
The asserted output of the last flip-flop element in the Input 
Register is connected to gate one, which is enabled by the 0 output 
of FF . The negated output of the flip-flop element is connected to 
cD 
gate two, which is enabled by the 0 output of FF _. The outputs of 
the gates are then ORed and connected to the Input Register output gate. 
Therefore, when FF is reset,, the asserted values of any number being 
C O 
shifted out are passed; when it is set, the negated values are shifted 
out. FF is D.C. reset by the asserted output of the sign bit 
flip-flop in the number section of the Input Register. As this 
register is reset after every word is loaded in, the asserted value 
of the flip-flop goes to plus, resetting FF^_. Thus FF is reset 
when the next word is loaded in. The set level for FF , is taken from 
the asserted output of the last Input Register flip-flop. The transition 
input for FF is taken from the output of the shift pulse gating, so 
that it operates in synchronism with the bits being shifted out of the 
Input Register. 
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If the number loaded in has a one sign bit, then the two's 
complement of the word is to be formed as it is shifted out of the 
Input Register. FF is initially reset, enabling gate one, and the 
asserted form of the word is passed. When a "one", or minus, is 
reached, the set level of FF sets, enabling gate two and passing 
the negated value of the remainder of the word. If the input word 
is logical zero, or plus, no complementation is done, and FF is held 
D.C. reset by the plus asserted output of the sign bit register. 
The sign bit is not shifted out with the input number, but it 
is necessary that it be carried at the end of the number. This is 
accomplished by connecting the set and reset levels of the most 
significant bit flip-flop to plus and minus respectively. As the 
number is shifted out, the eleventh bit will have an asserted value 
of plus and negated value of minus. If the sign bit of the word is 
zero, no complementation was done, FF is reset and the asserted or 
C. b 
plus value is passed. If the sign bit is one, then complementation 
has been done (unless the number was zero), and the negated, or minus 
value is passed. Once out of the Two's Complement circuitry the input 
number and the buffer word number are to be added,and this is done in 
the Full Adder Circuit. 
The Full Adder Circuit has two inputs, one from the Operate 
Logic Block, and one from the Input Register. In order that the most 
recent buffer word be added to the input word, the buffer word is 
first fed into the Operate Logic Block. The output of the Operate 
Logic Block then represents the most recent state of the buffer word. 
The output of the Full Adder Is connected to the Memory and Address 
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Logic Block for storage, 
The addition of two binary bits is summarized as follows: 
1 1 0 0 
11 12. 11 2 
0; carry one 1 1 0 
Any carry is to be added to the sum of the next two bits, and so 
on. There are three variables to be a,d.ded: the two input variables, 
A and B, and the input carry C. .. The products formed are the sum, S, 
and the carry out C . The sum represents the addition of the input 
o 
number and buffer word number and is stored. G is stored in the Full 
o 
Adder flip-flop, FF., becoming C. for the next incoming set of 
A l 
variables. The logical expression for the design of the Full Adder 
is derived by means of the Karnough maps of Figure 16 (a) and (b). 
From these maps, 
S = C AB + C AB + C AB + C AB 
i i i i 
and, G = AB + C B + C A. 
O i l 
Using the expression for C , the transition map for FF may be drawn, 
O A 
as shown in Figure l6 (c), which gives: 
Set FFA = AB 
Reset FF = AB 
To prevent any carry of one, which might be present in FF., from bein^ 
added to the Gray code bits, FF is also reset by the eleven gate. Tl 
occurs after the last desired addition (the sign bits) and ensures 
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VARIABLE STATES OUTPUT ST/ 
A R c. S C 
1 0 
0 0 0 0 0 
c 0 1 1 0 
c 1 0 1 0 
G 1 1 0 1 
1 0 0 1 0 
1 0 1 0 1 
1 1 0 0 1 
1 1 1 1 1 






r TRUTH TABLE FOR A + B + C r 
00 r~o~ I P 10 
0 0 1 0 1 
1 1 0 1 0 




0 1 1 1 
(a) B 
KARNOUGH MAP OF S 
::, 
(b) B 
KARNOUGH MAP OF C 
00 ' 01 11 * 10 
0 0 6 1 0 
1 0 1 1 a 
(c) B 
TRANSITION MAP FOR FF 
A 
Figure 16. Derivation for Full Adder Circuit. 
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that FF. is reset at the beginning of the next addition. Therefore, 
Gate I n p u t 
3 A,B 
h A,B 
5 AB, AB 
6 c. 
1 
, AB + AB 
7 c. 
"1 
,. AB + AB 
Reset FF. = AB + eleven gate. 
The Full Adder was implemented as shown, using only two input 
AND gates and inverters. Both the asserted and negated forms of all 
input variables are present by means of inverters. The implementation 




AB + AB 
C AB + ABC 
i i 
C AB + C AB 
i i 
C.AB + C AB, CAB + ABC C.AB + C AB + C AB + C AB 
I i i i I I i i 
FF is set by the inverted output of gate three, and reset by the 
inverted output of gate four ORed with the eleven gate. 
The operation of load-in and up-date has now been described. 
As soon as information is in the buffer, it must be converted to a 
usable form, that is, to a sequence of Gray code bits. This is the 
function of the Operate Logic Block, discussed in the next section. 
Operate Logic Block 
The function of the Operate Logic Block, shown in Figure 17, is 
to convert a number, carried in the number position of each buffer 
word, into a sequence of Gray code bits., The generation of any pair 
TO ZERO GATE 
J®-it 
GRAY BIT GERNERATION 




TO 0 OF WORD COUNTER 
A i 
I 
CYCLE COUNTER LATCH ^ 1 1 TO ELEVEN GATE 
DECREMENT 
Figure 17. Operate Logic Block. 
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in the sequence of Gray code bits is based on the previous Gray code 
bits and the current sign bit of the number. The sign bit is carried 
in position 11 of the buffer word,, as previously stated, and the Gray 
code bits, in positions 12 and 13- The Motor Output Logic Block then 
reduces the Gray code bits to voltage levels which drive the 
stepping motors. It is desired to step each motor every ten milli-
seconds; therefore the Gray code bit sequence must be generated at 
that rate. 
The input to the Operate Logic Block is from the External 
Register shown in part, and the output of the block goes to the Full 
Adder circuit of the Input Logic Block. The Operate Logic Block 
consists of three circuits; the Cycle Counter, the Decrement Circuit, 
and the Gray Bit Generation Circuit. 
New Gray bits are formed for every non-zero number buffer word 
every ten milliseconds, or operation cycle, and each Gray bit pair so 
generated represents a step taken by the motor; therefore, the buffer 
word numbers which express the number of step>s that the associated 
motors are to take are reduced by one every operation cycle. In this 
manner the numbers are decremented to zero in one-step decrements. 
When a number reaches zero, no further operations are performed, and 
the last Gray bits generated remain constant. 
The timing for the operational cycles is provided by the Cycle 
Counter, which counts the alpha transitions of the last flip-flop of 
the Word Counter in the Memory and Address Logic Block. The Word 
Counter resets, producing an alpha transition, from the last flip-flop 
every 1024 clock pulses, which is every 1024/506500 seconds or 
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approximately every 2.02 milliseconds. Five cycles of the Word Counter 
are, then, 10.1 milliseconds, the desired time interval. 
The Cycle Counter is a three-place binary counter which has 
been modified to count through five states and reset. The desired 
state sequences are given in Table h. The counter counts from zero 
to four, and on the fifth alpha transition is reset to zero to begin 
the count again. 
The Counter was designed as follows. When the counter is in 
state four, or 100, it would ordinarily go to 101 on the next alpha 
pulse, but it is desired to reset the counter instead. To do this the 
counter is allowed to count to the 101 state momentarily; this state 
is detected by AND gate nine; and the output of the AND gate sets a 
latch circuit which in turn applies, through a buffer, a plus level 
to the D.C. reset gates of the counter flip-flops, resetting the 
counter„ The latch circuit is a basic storage element which behaves 
like a D.C. set and reset flip-flop and is made up of two AND gates 
as shown. It is assumed that both inputs to the latch are minus and 
that the output of one gate is plus, making the other minus. The 
latch will hold these levels until one of the inputs goes to plus. 
It is assumed that the input to the gate which how has a plus output 
is raised to plus, while the input to the other gate remains minus. 
The output of the gate with the plus input must now go to minus, 
making the output of the other gate plus. The original plus input 
may now be removed, and the latch will retain the new levels. 
In this application latch gate 11 is constantly set at minus, 
from zero to four, by the plus portions of the input pulses. Latch 
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0 0 0 0 
0 0 1 1 
0 1 0 2 
0 1 1 3 
1 0 0 h 
(1 0 1) 5 
0 0 0 0 
Note; The parenthesis indicates the momen-
tary existence of state 101. 
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gate ten is then at plus, making the output of the buffer minus. When 
the counter goes to 101, an alpha transition has just occurred, and 
the input to gate 11 of the latch is minus, AND gate nine detects 
101 and the output goes to plus, making gate ten minus. This output 
is inverted to plus by the buffer, resetting the counter to zero. 
When this happens the output of gate nine goes to minus, but the latch 
remains in the new state. The next plus level of the Word Counter 
output then resets the latch to its original state. When the state of 
the counter is 100, "which occurs every fifth cycle, the asserted value 
of the last flip-flop is minus and remains at this level for a complete 
cycle of the Word Counter. This level is used to enable various gates 
in the remainder of the Operate Logic Block and thus serves as the 
timing reference, 
During every operation cycle all non-zero words are to be 
decremented by one. This amounts to subtracting a one from all 
numbers with a zero sign bit and adding a one to all numbers with a 
one sign bit. To do this the Decrement Circuit was designed. 
The operation of the Decrement Circuit may be understood by 
observing the following facts: 
1. When a one is subtracted from a number, the bits of that 
number are passed in 0nels Complement form until the first 
one bit occurs. This is complemented, and the rest of the 
number is passed in normal form, as, for example: 
110100000 11010010 
z J. -_ 1 
110011111 11010001 
59 
2. When a one is added to a number, the hits of that number are 
passed in One's Complement form until the first zero occurs„ This 
is complemented, a;nd the rest of the number is passed in normal 
fornî  as, for example: 
100100111. 10010101 
+ 1 + 1 
100101000 10010110 
Both operations involve oneTs complementing the input bits and differ 
only on which bit,, one or zero,, the complementing ceases. These 
operations are accomplished by the Decrement Circuit, 
The output of the External Register goes to two AND gates., 
numbers 12 and 13. These ga+es are enabled 'DJ the output of the 
decrement flip-flop, FF „ When EF is set, gate 13 is enabled, passing 
the negated, or onefs complemented form, of the input. If FF is reset, 
gate 1.2 is enabled, and the normal form of the input is passed. The 
outputs of the two gates are ORed together and go to the Full Adder 
circuit in the Input Logic Block, 
If the Cycle Counter is In state four (100) and the number to 
be decremented Is not zero, decrement operations are to be performed, 
commencing with the first bit of each buffer word number. These 
conditions are detected by AND gates ik and 15, The inputs to AND 
gate lh are from the negated outputs of the External Register flip-flops; 
the output is connected to one of the inputs of gate 15. The output of 
gate Ik Is logical one, or plus, whenever the External Register contains 
all zeros, and is logical zero, or minus; If there is at least one 
non-zero flip-flop» The other two inputs to gate 15 are the zero gate 
6o 
and the Cycle Counter enable level. If the Cycle Counter is in state 
four, the contents of the External Register are not zero and the bit 
count is at zero, then gate 15 will be enabled. The output of gate Ip 
is inverted and applied to the set levels of FF and the Gray bit 
flip-flop, FF̂ ,-.. If the gate is enabled, these two flip-flops will be 
LT.D 
set on the next clock pulse. 
FF is originally reset. It is then set as the first bit of 
any number to be decremented is at the output of the External Register. 
Gate 13 is enabled, and will pass the OneTe Complemented form of the 
input word until FF is reset. FF will be reset by the first one of 
zero In the input word, depending upon the decrement operation desired. 
The decrement operation depends upon the sign bit of the number 
to be decremented: minus one if the sign bit is zero (normal form)., 
and plus one if the sign bit is one (two's complemented form). By 
means of AND gate 16 the sign bit is set into the sign bit flip-flop, 
FF , at the same time that FF. is set. The Inputs to AND gate 16 are 
DB C 
from the delay line reader and the zero gate. The output of the 
reader will be the sign bit, when the zero gate enabling level is 
present; therefore, the output of gate 16 Is the sign bit. Tne gate 
output level is inverted and applied to the set level of FFOT). FF is 
b_D b.D 
set only if the sign bit is one. It Is Initially reset at the beginning 
of each operation, and thus always begins at a sign bit of zero. 
FF is reset by either AND gate 17 or 18. Gate 17 is enabled 
when FFor, Is set, and gates the negated value of the input word. Gate 
b-D 
l8 is enabled when FF is reset, and gates the asserted value of the 
Input word. The two outputs are them ORed and applied to the reset 
6l 
level of FF . If the sign bit is one, FF is to be reset by the first 
zero of the input -word, FF is set, gate 17 is enabled, and FF is 
OJD ' d 
reset on the clock pulse following tne first zero bit. If the sign 
bit is zero, FF is to be reset by the first one of the input word, 
FF is reset, gate 18 is enabled and FF is reset on the clock pulse 
oB d 
following the first one bit. When the end of the number is reached, 
the decrement operation is to cease; therefore the reset level of 
FF is enabled by the eleven gate, which is also ORed with the 
bB 
reset levels of gates 17 and 18 for FF , The two flip-flops are 
then reset on the next clock pulse, 
The new G-ray code bits are also formed during the operation 
cycle. This is accomplished by the Gray Code Generation circuit, 
reproduced, in part, in Figure 17. The circuit will form the new 
Gray code bit sequence, based on the preceding Gray code bits and 
the sign bit. 
When the bit counter reaches state eleven, the sign bit is in 
the output flip-flop of the External Register, and the Gray code 
bits, A and B, are in the preceding two flip-flops (labeled 1, 2, 3̂  
respectively). If new Gray code bi~:s are to be formed, FF will be 
LTJJ 
set, as noted previously. The asserted output of FF is ANDed with 
GB 
the eleven gate by AND gate 19, enabling the Gray Code Generation 
Circuit as shown. On the next clock pulse the old Gray code bits 
will be changed to the next sequence. 
The circuit was designee as follows. All possible sequences of 
variables of interest, F, the Inverted output of gate 19, S the sign bit, 
A the first Gray bit, and B the second Gray bit, are shown in Table 5; 
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Table 5- States of Gray Code Generation Circuit Variables 
VARIABLE STATES VARIABLE STATES 
PLUS OWE CLOCK PULSE 
_F B A. S __F B__A__S_ 
0 0 0 0 0 0 0 0 
0 0 0 1 0 0 0 1 
0 0 1 0 0 0 1 0 
0 0 1 1 0 0 1 1 
0 1 0 0 0 1 0 0 
0 1 0 1 0 1 0 1 
0 1 1 0 0 1 1 0 
0 1 1 1 0 1 1 1 
1 0 0 0 1 1 0 0 
1 0 0 1 1 0 1 1 
1 0 1 0 1 0 0 0 
1 0 1 1 1 1 1 1 
1 1 0 0 1 1 1 0 
1 1 0 1 1 0 0 1 
1 1 1 0 1 0 1 0 
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a 0 1 3 
a 0 1 3 
FLIP-FLOP ONE 
FLIP-FLOP TWO 
Figure 18. Gray Code Generator Transition Maps 
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both before and after the twelfth clock pulse. From this table the 
transition maps of Figure 18 are drawn for the two flip-flops of in-
terest. 
From these maps, 
Set 1 = 2F + 3F 
Reset 1 = 2F + 3F 
Set 2 = 3F + IF 
Reset 2 = 3F + IF 
From these expressions the circuit is implemented as shown. FF̂ _. is 
(J-JJ 
reset by the eleven gate level at the end of each number. The new 
Gray code bits have now been formed; to convert them to voltage levels 
applied to the field coils of the proper stepping motor is the function 
of the Motor Output Logic Block., as presented in the section below. 
Motor Output Logic Block 
The Motor Output Logic Block is shown in Figure 19. Because 
only one stepping motor was connected, the block consists of the output 
logic for one motor, which would be duplicated for the desired number 
of motors. Each output circuit is made up of an Address gate, four 
latch gates, two latches, four latch output buffers, and the Motor 
Driver. 
The outputs of the latches are buffered and applied to the Motor 
Driver circuit. The Motor Driver consists of Four NPN power transistors 
each of which has one field coil of the stepping motor connected to the 
collector in complementary pairs, as shown. Diodes are connected across 
TO 0 OF FLIP-FLOP 2 













LATCH GATES LATCHES LATCH BUFFE 
Figure 19. Motor Output Logic Block 
66 
the field coils, so that any inductive voltage surges which result from 
the coil switching may be damped. 
Each latch circuit stores, in asserted and negated form., one of 
the Gray code bits which are generated in the Operate Logic Block. 
Latch A stores the A bit, and Latch B stores the B bit. The outputs 
of the latches switch the Motor Driver transistors. The two Gray 
code bits are thus converted into voltage levels which drive the 
stepping motor. 
The Gray bits are gated into the latch circuits, through the 
latch gates, when these gates are enabled by the Address gate. Each 
motor is numbered, from one to 63, to correspond to a similar address 
in the buffer word counter. The Adcress gate detects when the 
particular address of interest is displayed by the Word Counter in the 
Memory and Address Logic Block, and when the Gray bits are in the 
desired position in the External Register. The Gray bits will be in 
flip-flops two and three of the External Register when the Bit Counter 
is at eleven; therefore, the output level of the eleven gate is ANDed 
with the desired Word Counter levels in the Address gate. To prevent 
ambiguities, an f clock pulse is also ANDed in the Address gate. The 
inputs to latch gates one and three are connected to the asserted and 
negated outputs, respectively, of flip-flop two, and the inputs to 
latch gates two and four are connected to the asserted and negated 
outputs, respectively, of flip-flop three. The Address gate will be 
enabled on every cycle, thus gating the current Gray bits into the 
latches. Every fifth cycle the Gray bit sequence will change, stepping 
the motor one step. 
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The motor drive logic nay be contained in the buffer, or located 
remotely with the stepping motors. If located remotely, provisions must 
be made to ensure pulses are not degraded in passing from the buffer to 
the remote location. As used here, all output logic is considered to 
be retained in the buffer, with the collector leads of the Motor Driver 
transistors furnished to the remote stepping motors. 
The addressing scheme used here for a single motor and requiring 
a six-input gate for each address would not be the most efficient for a 
large group. To address all 63 motors, the Word Counter may be divided 
into two halves and each half addressed separately. Figure 20 shows 
such an address matrix, which is termed an octal address system. 
Buffer Construction 
The buffer, whose design has been explained in previous sections, 
was constructed using a commercially available brand of card-mounted, 
integrated-circuit logic, samples of which are shown in Figure 21. The 
cards were plugged into connectors, and the latter mounted in an 
aluminum chassis. Wiring was done using the wire-wrap technique, which 
afforded dense, yet reliable, connector interconnections. Special 
circuits, such as the delay line input-output circuits, were made up on 
general-purpose plug-in cards. The dealy line was mounted in the rear 
of the chassis. 
The assembled chassis was mounted in a cabinet equiped with 
front and rear panels, as shown in Figure 22. The front panel contains 
the two operating controls, an on-off switch and a reset pushbutton. 
The on-off switch controls the application of power to the bufferj when 
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Figure 20. Octa l Address Matr ix . 
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Register D.C. reset, thus emptying the entire contents of the delay line. 
The philosophy here was that the less external control presented, the 
smaller the chance of unwanted operator interference„ 
Inputs from the control computer are brought in by means of a 
24-pin connector mounted in the rear panel; outputs to the motors are 
fed out by means of fivei-pin connectors mounted in the rear panel 
(one shown). D.C. power for the buffer may be furnished from external 
sources or by self-contained power supplies. Space was left on the 
chassis for such power supplies, and an opening for an A.C. power cord 
provided in the rear panel. 
P***I*UUUII' 
I ^ m 
Figure 21 . Logic Cards. 
(a) 
• • • " " " I - ^ ™ " — 
v 
(b) 
Figure 22. Stepping Motor Buffer 
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CHAPTER III 
EXPERIMENTAL TESTS AND RESULTS 
Test Configuration 
The buffer circuitry was originally placed in a five-inch deep 
chassis, which was inverted so that the connector pins could he easily 
wired. Each circuit of the various logic blocks described in the 
previous chapter were wired and tested on a. circuit—by-circuit basis. 
The buffer required three power supplies: P_, which, supplied power to 
Jj' 
the integrated-circuit logic cards (3*2 volts, 1.7 amperes); P , which 
supplied power to the stepping motor (6 volts, „6 amperes); and P , which 
supplied power to the delay line driver and reader (12 volts, 100 milli-
amperes). 
The stepping motor was connected to the Motor Driver Circuit, and 
a large protractor placed on the shaft end so that degrees of rotation 
could be ascertained. Each step ci the motor used was a rotation of 
1,8 degree ± .09 degrees, or 200 steps per revolution. The steps taken 
for any test were then determined by noting the starting and ending 
points of the shaft pointer. For test purposes the stepping motor was 
assigned address number 26. The configuration is shown, in block 
diagram form, in Figure 23-
To simulate the loading in of a computer word, 17 single-pole, 
double-throw toggle switches were connected to the input gates of the 












TO CONNECTOR POWER BUS TO MOTOR DRIVER CIRCUIT I 





Figure 23. Test Configuration. 
7̂  
any desired input, 
The load-in circuitry was modified as shown in Figure 2k. 
Toggle switch one was connected to a spare input of the zero-present 
gate of the Input Logic Block. This switch is used to enable or disable 
that gate. The reset connection to the address section of the Input 
Register was broken and connected to toggle switch two. Toggle 
switch one and two were later replaced with a two position rotary 
switch. 
To load in a word, the following procedure was followed: 
1. Set toggle switch one to plus (disabling the zero-present 
gate; resetting FF , thus disabling the Input gates), 
2. Set toggle switch two to plus (resetting any previous 
contents of the address section). 
3. Set toggle switch two to minus. 
4o Set in the desired input word on the 17 toggle switches. 
5. Set toggle switch one to minus. 
The word set in on the toggle switches will be loaded into the input 
register In one clock pulse. When toggle switch one is set to minus, 
the zero-present gate is enabled, setting FF and enabling the input 
gates on the next clock pulse. As soon as the number is set in, the 
zero-present gate is disabled (for any non-zero address) and FF then 
o 
resets on the next clock pulse. 
Visual display of the buffer operation was provided by connecting 
an oscilloscope to the output of flip-flop one In the External Register. 
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Figure 24. Input Logic Block Test Modificatio 
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Adjustment of the Buffer 
Only one adjustment may be made, and that is to fix the length 
of delay of the delay line. What is of primary interest is the fact 
that any bit put into the delay line input reappears at flip-flop one 
of the External Register 1024 clock pulses later. The adjustment may 
be made by modifying the circuit as shown in Figure 25 and explained 
below: 
1. Disconnect the outputs of flip-flop one in the External 
Register. 
2. Connect the inputs of the decrement circuit to plus and 
minus, as shown, 
3. Connect a plus voltage to the D„C. reset input of FF . 
4. Connect one lead of a dual-trace oscilloscope to the 
asserted output of flip-flop one in the External Register 
and the other to the input of the delay line driver. 
5'o Set toggle switch two to plus and toggle switch one to 
minus. This will continuously load in any word placed on the 
input switches. 
The delay line is then adjusted by turning the adjustment screw, 
The desired pattern is as shown in Figure 2.6, where the output of the 
external register leads the input to the delay line driver by half a 
pulse width. Several patterns of input word should be used to determine 
if the Delay Line Reader is operating reliably_, and it may also be 
adjusted until the proper results are obtained. 
Tests and Results 
Four basic tests were performed to determine the accuracy of the 
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Figure 26. Typical Delay Line Adjustment Pattern 
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buffer. These were: 
1. Extended Accuracy Test 
2. Random Accuracy Test 
3. Address Accuracy Test 
k. Update Test. 
The Extended Accuracy Test was performed by setting the 
magnitude of the input word to 100C, and the address to 26. The 
sign bit was set alternately one and zero. The word was set in and 
the motor allowed to step. The sign bit was then reversed, and the 
motor stepped again. Each sequence of the above two numbers should 
result in exactly five revolutions of the stepping motor in each 
direction. This test was repeated 200 times, or 400,000 steps of 
the stepping motor, with no error. 
The Random Accuracy Test consisted of setting in random numbers 
as input words (all with address 26) and recording the degrees of 
rotation of the stepping motor shaft. This was done for 39 numbers 
ranging in magnitude from zero to 1023, and for both sign bits. The" 
memory was checked to see if any other address contained information. 
No error occurred. 
The Address Accuracy Test was performed by consecutively 
setting in the number 1023 for all addresses from one to 63, with 
the exception of 26. The oscilloscope was observed to see if the input 
word was being decremented for each address, and the stepping motor 
was observed to see if any steps were taken. The number was set in 
with each of the sign bits for a total of 126" tests. No error was 
observed. 
8o 
The Update Test was performed to determine if a number could be 
loaded into the buffer and another added (or subtracted) to it. To 
show that subtraction is done the magnitude of the input number was 
set to 1000, with one sign bit; the number was loaded in, and, as 
the stepping motor stepped, the same number, opposite sign bit, was 
loaded in. The result of the operation should result in no net 
steps. To show that addition is done, the number 500 was set it with 
one sign bit; the number was loaded in, and, as the stepping motor 
stepped, the same number was set in again. This was repeated for the 
opposite sign bit. The result should be 1000 steps or five revolutions 
of the stepping motor. Both tests were repeated 25 times each, and no 
error occurred. 
Conclusion 
From the results of the tests performed the design of the buffer 
was proved to be operable. The reliability of the buffer and its 
performance under adverse environmental conditions were not tested; nor 
was the prototype built to undergo such tests. However, based on the 
performance specifications of the logic used, it is believed that the 




Delay Line and Associated Circuitry 
The delay line used in the construction of the buffer is 
properly termed a sonic magnetostrictive -wire delay line. The 
function of the delay line is to delay the passage of electrical pulses 
for some time period. The number of consecutive pulses which are so 
delayed before the first pluse appears at the output then determines 
the number of pulses or information bits stored. The delayed information 
may be recirculated through the delay line by external circuitry, and a 
permanent store formed. Used in this manner, the delay line is a 
dynamic storage device, with information stored in time rather than 
in space. 
Delay lines are attractive memory elements due to their low 
cost, reliability, simplicity and serviceability, as compared with 
9 other memory devices. In per-bit cost they fall between core storage 
and magnetic tapes and drums. However, when low capacity storage is 
needed, they offer perhaps the best solution. 
A basic magnetostrictive delay line may be built as shown in 
Figure 27(a). Electrical current impulses are converted to sound 
waves by means of the input transducer, which consists of a coil of 
wire wound around the delay wire. This conversion makes use of the 
principle of magnetostriction: the deformation of certain materials when 
subjected to an electromagnetic field. The delay line is made of such 

















Figure 27. Delay Line Construction, 
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the input transducer, produces a magnetic fieldy which in turn produces 
a longitudinal strain wave in the wire. This wire travels away from the 
transducer in both directions, but the end of the wire is embedded in a 
damping material to absorb the unwanted wave The remaining wave travels 
down the line to the output transducer,, The output transducer is 
similar to the input transducer,, except that a small permanent magnet 
located in close proximity to the coil provides a bias flux in the 
wire. When the strain wave arrives, the wire in the coil is deformed, 
changing its permeability and thus the flux linking the coil, This 
generates a voltage, proportional to the amount of the strain wave under 
the coil.j on the output of the coil leads. 
A variation of this configuration is shewn in Figure 27(b) and is 
the type used in the buffer. Here the input pulses are converted to 
longitudinal strain waves., which in turn produce torsional strain _„ or 
shear mode strain, in the delay line. This mode is desireable because 
shear strain waves travel at 6'0 per cent of the velocity of longitudinal 
10 
strain waves and suffer less dispersion ir; curved portions of the wire. 
The shear strain waves are reconverted to longitudinal strain waves at 
the output end, and an output voltage pulse produced as before„ 
The delay line seriously attenuates and deforms input pulses, as 
may be seen in Figure 28(a) and (b). Typical voltage attenuation is on 
the order of k-0 to 60 decibels; therefore special sense or reader 
circuits are needed on the output of the delay iine0 
The Delay Line Driver of the Memory and Address Logic Block is a 
NPN transistor switch which has the input transducer of the delay line 
connected in the collector circuit, as shown in Figure 29. A diode is 
84 
(a) INPUT WAVE FORM 
(b) OUTPUT WAVE FOl 
NOTE: T 2 ^ 2 T X 
















NOTE: NUMBERS REFER TO PIN NUMBERS 
Figure 29. Delay Line Driver 
86 
placed in parallel with the transducer to limit inductive surges, 
The Delay Line Reader is shown in Figure 30» This circuit 
consists of two amplifier stages and a Schmitt Trigger. The amplifiers 
raise the level of the output signal, which is typically 12 milli-volts 
maximum, to a level that may he detected by the Schmitt Trigger, The 
Schmitt Trigger is a voltage-sensitive circuit which produces a minus 
output level when a certain input level is reached. The magnitude of 
the input level trigger point may be adjusted oy means of the 1000 ohm 
adjustable potentiometer. In practice, the potentiometer is adjusted 
until reliable operation of the, memory system is obtained., as explained 
in the section on buffer adjustment. 
Stepping Motor 
The stepping motor used was a bifilar, permanent-magnet type. 
The motor may be termed a two-phase synchronous motor with center-
tapped field coilso The field is wound or. the stator and is arranged 
in a number of poles; the rotor is a two-pole permanent magneto A 
simplified representation of a four-pole -rotor is shown in Figure 31° 
When used as a synchronous motor, the field windings are connected 
to balanced, two-phase voltages, and the synchronous speed is given 
by 
120f 
n - — = — r. p. m. 
where f is the frequency, in cycles per second, of the applied voltage, 
and P is the number of poles, 
To be used as a stepping motor the individual field coils may be 
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NOTE: ALL RESISTANCES IN KILOHMS 
ALL CAPACITANCES IN y f UNLESS NOTED 
NUMBERS REFER TO PIN NUMBERS 
Figure 30. Delay Line Reader. 
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ROTOR 
Figure 31. Four-pole Stepping Motor, 
progresses in discrete increments of rotation and which the rotor follows 
as the rotor field aligns with the stator field. To provide uniform 
increments of rotation, the individual field coils can be energized in 
the order 1 2 3 ̂  1 • ° •, giving clockwise rotation, or 1 h 3 2" 1 „ . ., 
giving counterclockwise rotation. To obtain more torque, due to a 
stronger stator field, adjacent field coils may be energized as the 
sequence 12, 23; 3̂-j ̂ 1; 12, . • . . for clockwise rotation, and 
12, 1̂ -, k^, 32, 12, . . ., for counterclockwise rotation. Each 
sequence gives a discrete rotation of 90 electrical degrees per pole 
pair. 
The stepping motor used with the buffer was driven using the 
second method described above, as discussed in Chapter I. The motor 
used was specified to rotate at 72 r.p.m. when used as a synchronous 
motor at a line frequency of 60 c.p.s. Therfore, 
D 120f 120 x 60 
P = — _ = _ — _—__ = ioO poles 
n 72 
The 100 poles are arranged in groups cf four, each group electrically 
the same as discussed above for the four-pole machine. To determine 
the number of mechanical degrees per sequence, 
„^ _, . _, , 3o0 mechanical degrees 
360 electrical degrees = — =—-— r—^ 
^0 pole pairs 
=7*2 mechanical degrees; 
^ . _ _, 7*2 mechanical degrees 
90 electrical degrees = — — — • > —-"• 
=1.8 mechanical decrees. 
Tne motor used was connected so that when the sign bit of an 
90 
input number was one,, it rotated in a clockwise direction., and rotated 
counterclockwise for a zero sign bit when viewed from the shaft end. 
Buffer Clock 
The buffer clock was built as shown in the circuit diagram of 
Figure 32. The circuit is basically a crystal-controlled oscillator 
and amplifier which is driven so that switching of the output waveform 
results» The frequency of the crystal used was 506.500 KG ± „005 per 
cent^ giving the very stable frequency needed for proper buffer operation., 
The output of the clock is then connected to several buffers so that 
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1. Power Supply P : Electronic Research Associates 
Model 110DMC 
2. Power Supply P : Sorenson Nobatron 
m 
3. Power Supply P : Sorenson Nobatron 
B 
k. Oscilloscope: TEKTRONIX Type ^hk 
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RANDOM ACCURACY TEST CONTINUED 
Sign Bit = 0. 
Degrees to Nearest.5° 
Run Number Position Position Total No. Steps Line 
Number Set at at Degrees _ Peg Clear 
In Start, End " 1.8° 
Degrees CCW Revolution Degrees  
3̂  30^ 3̂ 3.5 
35 420 171.5 
36 589 207 
37 628 187.5 
38 791 238.0 
39 1007 199 
171.5 548 304 yes 
207 755-5 420 yes 
187.5 1060.5 589 yes 
238.O 1130.5 628 yes 
222 1424 791 yes 
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RANDOM ACCURACY TEST CONTINUED 
Sign Bit = 1 
Degrees to nearest 5° 
Run Number Position Position Total No . Steps Line 
Number Set at at Degrees Peg. Clear 







3̂  113.5 62^.5 3̂ 7 yes 
35 598 113.5 2 110 1076.5 598 yes 
36 619 110 3 ikk 111k 619 yes 
37 763 ikk 3 77.5 1373.5 763 yes 
38 854 77.5 k 175.0 1537.5 Q$k yes 
39 905 175.0 k 1.5 1628.5 905 yes 
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ADDRESS ACCURACY 'PEST CONTINUED 
Number 
Set In = 1000 
Run Address Chosen Motor Sign Sign 
Number Set Address Observed Bit Bit 
In Observed to 
To Decrement Step 
36 36 yes no 1 0 
37 37 yes no 1 0 
38 38 yes no 1 0 
39 39 yes no 1 0 
^0 ko yes no 1 0 
hi kl yes no 1 0 
k2 k2 yes no 1 0 
3̂ h3 yes no 1 0 
hk kk yes no 1 0 
h5 h5 yes no 1 0 
k6 hG yes no 1 0 
hi hi yes no 1 0 
kQ h% yes no 1 0 
I49 9̂ yes no 1 0 
50 50 yes no 1 0 
51 51 yes no 1 0 
52 52 yes no 1 0 
53 53 yes no 1 0 
5̂  $k yes no 1 0 
^ 55 yes no 1 0 
56 % yes no 1 0 
57 57 yes no 1 0 
58 58 yec no 1 0 
59 59 yes no 1 0 
60 60 yes no 1 0 
61 61 yes no 1 0 
62 62 yes no 1 0 
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Parts List and Specifications 
Included here is the parts list of major items used,, and 




Item Nomenclature Manufacturer Type Number Number Used 
1. 2-NOR S « J
1 
O a -ill c li 
8522 59 
2. 3 J-K Flip-Flop S.E.L. 8528 48 
3- Buffer S.E.L, 8501 15 
k. Inverter S.E.L. 8525 12 
5- 2-NOR Gate S.E.L. 8527 17 
6. 3-NOR Expender S.E.L. 8531 17 
7- Synchronous Motor Superior Electric 5550 1 
8. Delay Line CD. a, MT762-2022 1 
9- NPN Transistor R.C.A. 40250 4 
10. NPN Transistor Anperex 2N1304 "5 
n. 3 «N0R Fairchild |i L #903 2 
12. Cabinet S A EC 5 A 1 
13- Chasis Bud AC426 1 
lU. Panels John Stevens 
Engraving Co. 
N.A. 2 
15. Card Carrier S.E.L. c N.A. 1 
16. Crystal Texas Crystals N.A. 1 
Note: S.E.L. = Systems Engineering Labora tory 
C.D.C. = Computer Devices Corporation 
R.C.A. = Radio C orporation of America 
S.A. - Scienti fie Atlanta 
Approximate cost : $1500 
1 
2 
The logic is Fairchild (j,L 900 series, card mounted by S.E.L. 




1. SEL Logic Cards 
2. Delay Line 
3. Synchronous Motor 
SPECIFICATIONS 
V = 3'>6 * Logic is Fairchild 1 
Industries Line +15 degrees 
centigrade to +55 degrees 
centigrade 
Delay, 2000 jj, sec. j_ 2 [j, sec. 
Temperature Drift (time), 0-50 
degrees centigrade; +_ 100 
nanosecond. 
V =: ik , I = .53 ampere, 75 degree 
centigrade Class B Insulation. 
Torque - 50 ounce - Inch. 
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